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I. INTRODUCTION 
This  is the final report  of a study conducted by the Autonetics 
Division of North American Aviation for the NASA Flight Research  
Center,  Edwards , California . + -_ --------- 
-____c7 
The purpose of the study was to determine the feasibility of 
mechanizing a flight fa i lure  warning system. NASA visualized a n  
airborne digital computer and a PCM data system functioning together 
to provide failure warning data to a pilots display panel. 
intended that the combined computer/PCM system be capable of 
p t h e r i n g  f l igh t  t e s t  data for analysis by ground based personnel. 
NASA a lso  
The study has  concluded that the NASA fai lure  warning concept 
is both feasible and practical .  Consequently, Autonetic s devised the 
AWARE system (Automatic Warning and Recording Equipment) to 
i l lustrate  the feasibility of mechanizing such a system, 
The AWARE computer/PCM System monitors flight safety 
pa rame te r s  and warns the pilot i f  any operating l imit  i s  exceeded. 
The pilots panel identifies the overlimit parameter  and indicates the 
actual value along with the upper and lower operating l imits .  
The AWARE system also warns the pilot of any dangerous t rends  
so that he can anticipate overlimit operation and take appropriate 
preventive action. 
In addition, the pilot can select  any parameter  for display by 
momentarily depressing the "SCAN" switch and then depressing the 
"HOLD" switch when the desired parameter  appears.  
the selected pa rame te r  w i l l  remain on the display and be periodically 
updated until the pilot selects another parameter  or until the computer 
i s sues  a fa i lure  warning. 
warning he can overr ide that particular warning by mementarily de- 
press ing  the llINHIBIT" switch. 
reselected a t  anytime. 
Subsequently, 
Once the pilot acknowledges a failure 
The inhibited parameter  can be 
The mechanication of the AWARE system takes full advantage 
of cur ren t  advanced integrated circui ts  and thin film technology. 
system uses  the same type of integrated circui ts  and multilayer boards 
that w e r e  developed by Autonetics for the highly reliable Minuteman 
D37 computer. 
The 
1 
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The pr imary  purpose of this system i s  to aid the pilot by warning 
him of potentially dangerous conditions. 
i s  performed, the system serves  a s  a source of additional data for 
analysis by the pilot and the flight engineer. 
system takes full advantage of sophisticated electronic data processing 
without loosing the advantages of human reasoning and human judgment 
which is  absolutely necessary  when evaluating flight performance of 
manned vehicles. 
Once this warning function 
In this way, the A W A R E  
2 
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LI. SUMMARY 
The Autonetics AWARE system fulfills the flight failure warning 
requirements  specified in the NASA Statement of Work NAS4-882. 
Significant features  of the AWARE system include: 
A. FAILURE WARNING CAPABILITY 
Up to 256 pa rame te r s  a r e  monitored and compared to normal  
operating l imits .  
range a n  appropriate failure warning is displayed on the pilots panel 
znd\an audic ?i-?lse i s  injected into his headset. 
If any parameter  exceeds its normal  operating 
B, DATA RECORDING CAPABILITY 
Up to 256 measurements  can be recorded in PCM format  on a n  
a i rborne  tape r eco rde r  or  the data can be relayed via a PCM telemetry 
t ransmi t te r  to ground based recorders .  
C. LIMIT CALCULATION 
Operating l imits  may be loaded direct ly  into the computer 
memory  o r  the computer can calculate the appropriate l imits  based 
upon flight conditions and programmed instructions.  
D. DANGEROUS TREND DETECTION 
The AWARE system can detect and warn  the pilot if any pa ra -  
m e t e r  approaches a n  operating l imit  a t  a n  excessive r a t e  so that the 
pilot can take preventive action. 
E. PILOT OPTIONS 
The pilot can call-up any measurement  for  display in alpha 
numer ic  t e r m s  and i n  engineering units. 
The pilot can introduce new l imits  into the computer or he can 
inhibit any measurement  at will. 
3 
F. PCM FLEXIBILITY 
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The AWARE PCM system i s  extremely flexible. This  flexibility 
is made possible by including a core  storage memory  in  the PCM 
system itself. The multiplexer program, word format  and f r a m e  
synchronization codes can be s tored in  the PCM core  memory. 
many of the tradit ional PCM hardware modifications can now be accom- 
plished by software change, namely, a PCM program tape can be 
loaded into the PCM core  memory. 
Thus, 
In addition, a n  adjustable PCM output buffer allows the PCM 
system to supply narrow bandwidth data to on-board tape r e c o r d e r s  
while supplying wide bandwidth data to the computer. In this way, 
the AWARE system can help conserve the on-board tape supply by 
operating at  narrow bandwidth and low tape recorder  speed during 
static conditions. 
bandwidth, high tape speeds during dynamic t e s t  conditions. 
Conversely, the PCM system can operate a t  wide 
G. AWARE ADAPTABILITY 
The AWARE telemetry system communicates with the a i rborne  
I 
computer through a n  asynchronous buffer unit which allows the te lemetry 
system and the computer to  operate a t  different clock frequencies.  
Therefore ,  the AWARE PCM system could be used to expand the 
input/output capacity of a i rborne  digital computers  a l ready  in use. 
Another application of the ent i re  A WARE system, including ~- 
computer, is in the data c o m e o n  field. 
monitored at high sampling r a t e s  and the computer can be programmed 
Many senso r s  can be 
to eliminate redundant samples .  
reduced significantly. 
In some c a s e s  data bandwidth can be 
T5-2110/319 
a 
111. CONCLUSIONS AND RECOMMENDATIONS 
The AWARE system was specifically devised to  fulfill the fa i lure  
warning requirements  of the subject NASA contract. 
functional building blocks a r e  readily available, it is recommended 
that an experimental o r  prototype AWARE system should be assembled 
to fur ther  demonstrate the feasibility of mechanizing such a system. 
Since the essent ia l  
5 
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IV. AWARE SYSTEM DESCRIPTION 
The AWARE system consists of a digital computer, a PCM data 
system, a display panel, and a tape r eco rde r  o r  radio t ransmi t te r .  
A simplified block diagram is shown in F i g .  1. 
A. COMPUTER 
The digital computer selected for  this system is the Autonetics 
D26J microminature digital computer. 
the AWARE system since it is a reliable general  purpose computer 
with a random a c c e s s  memory and para l le l  word t ransfer  capability. 
The core  memory i s  expandable to over 16, 000 words i f  required.  
The D26J is ideally suited for 
The D26J integrated circui ts  and multi layer boards (Fig.  2 )  
have proven reliabil i ty since they a r e  identical to those used in the 
highly reliable Minuteman D37 computer. 
successfully completed flight tes t s  a t  Holloman A i r  Fo rce  Base.  
Additional detailed description of the D26J is contained in  la ter  sections 
of this report ,  
In addition, the D26J has  
B. AWARE DISPLAY 
1. Data Call-up 
The pilot may request  any measurement  for display by depres s -  
ing the appropriate system "SCAN" switch on the display panel 
(F ig .  3). When the des i red  pa rame te r  appea r s  on the display, the 
pilot depresses  the "HOLD" switch, 
with it 's upper and lower l imits ,  will  r ema in  on the display and be 
continually updated until the pilot selects  another pa rame te r  o r  until 
the computer i s sues  a warning a l a r m  pertaining to  the system being 
monitored. Even then, the pilot can over r ide  the warning by depres s -  
ing the "INHIBIT" switch and then select  the original pa rame te r  again. 
This  selected pa rame te r ,  along 
2. Confidence Tes t s  and System Self T e s t  
The validity of any sudden warning of impending fai lure  w i l l  
naturally be questioned by most  flight t e s t  pilots.  
of verifying dangerous conditions mus t  be available to the pilot. 
Therefore ,  methods 
6 
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The AWARE system allows the pilot to verify proper system 
operation by three  different means. (1) The computer completes a 
self tes t  of the ent i re  AWARE system once each f r a m e  and illuminates 
a green "SELF TEST" light continuously if a l l  the self tes t  cr i ter ia  
a r e  fulfilled. 
when there  a r e  no measurements  exceeding their  respective operating 
l imits  and ( 3 )  the pilot can initiate a special  system tes t  by depressing 
a "CONFIDENCE TEST" switch which in turn  illuminates a green 
ltCONFIDENCE TEST ' I  light. 
(2 )  A green "ALL SYSTEMS NORMAL" light is illuminated 
C. AWARE CONTROL PANEL 
The AWARE control panel (Fig. 4),  in  conjunction with the 
display, allows the operator to induce a simulated input into any 
channel of the AWARE system. 
through one single multiplexer gate, through the A / D  converter  and 
then into the computer. However, the computer analyzes the input 
s ignal  a s  though it were  the actual channel being requested by the 
pilots panel. The simulated input is converted to engineering units 
and displayed on the panel a s  an  actual measurement .  
Actually, the simulated input is routed 
This  simulated input capability can be used in two ways. First, 
it allows the pilot to check the AWARE system, by simulating abnor-  
mally high o r  low measurements  to a sce r t a in  that the warning system 
w i l l  actually generate a warning if a n  out of l imits  condition ever  
existed. 
into the computer a s  a new fixed limit, 
Secondly, it allows the operator  to inser t  the simulated value 
This  control panel could be installed in the a i r c ra f t  accessible  
to the pilot o r  it  could be par t  of the ground tes t  console whichever 
the customer desired.  
D, PCM SYSTEM 
The AWARE PCM Data P r o c e s s o r  sys tem shown in Fig.  5 is 
capable of performing the usual P C M  functions of multiplexing and 
encoding analog information but it a l so  includes some special  fea tures  
which make it par t icular ly  useful in  the AWARE system. 
These special features  include: 
1. A co re  s torage memory  is a pa r t  of the basic PCM system. 
2. An internal  64 channel multiplexer i s  included PIUS a 192 
channel add-on multiplexer (Fig.  6) .  
10 
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3 .  
4. 
5.  
6. 
7. 
8. 
Both multiplexers a r e  capable of low and high level  
multiplexing, 
The multiplexer program is s tored in the c o r e  memory  to 
designate sampling ra te  and signal level (low o r  high level 
switching), 
The te lemetry output format  is  coctrclled by the program 
loaded into the core  memory. 
A buffer section is included which allows the PCM system 
to  operate  asynchronously with various computers.  
The buffer section a l so  provides for te lemet ry  data band- 
width control by varying the te lemet ry  buffer output 
frequency. The AWARE P C M  te lemet ry  i s  shown in F ig .  7. 
The multiplexer gates can be selected either by co re  storage 
sequencing o r  by computer initiated data requests .  
E. GROUND CHECKOUT OF THE AWARE SYSTEM 
Analog stimulation signals and digital sequencing commands a r e  
provided to  the system f rom a tes t  set  consisting of a n  incremental  tape 
recorder ,  a digital to analog converter and a digital comparator  
(Fig.  8). In essence,  the tes t  set  per forms a n  automated end-to-end 
tes t  of the A W A R E  system exclusive of the display panel which, of 
course,  must be monitored visually. The analog stimulation signal is  
routed through one gate of the multiplexer and the digital parameter  
identification signal is routed into the computer input reg is te r  once 
each f r a m e  upon command from the computer.  
AWARE system p rocesses  the stimulation signal a s  i f  it w e r e  a "call 
up" f rom the on board display. 
a r e  dr iven to the parameter  commanded by the tape r eade r  and the 
analog voltage supplied is encoded and displayed a s  an  actual measured  
value in engineering units after processing by the computer. The analog 
voltage from the tes t  se t  is programmed so that first it is within 
l imits,  next its value exceeds the high l imit ,  and finally, it 's value 
is below the low limit .  
high warning, and low warning indications on both the on board and 
tes t  set  displays. 
computer word back to the te lemet ry  along with digital data equivalent 
to the original analog voltage supplied by the t e s t  set. 
requi res  that the te lemet ry  recognize the unique computer word, thus 
Subsequently, the 
Thus,  the on board and tes t  set  displays 
This ,  in turn,  gives the expected normal ,  
Simultaneously, the system provides a unique 
This ,  in turn,  
14 
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commanding t ransmit ta l  out to  the tes t  set. 
comparator compares  transmitted telemetry data with encoded t e s t  
set  input data and thus checks the te lemetry link. 
is proper,  the incremental  tape reader  is stimulated to the next 
parameter .  
unless comparisons indicate a malfunction. 
commands a halt, indicating which channel of data is erroneous and 
appropriate maintenance procedures can be initiated such a s  using 
computer diagnostic tapes to isolate the malfunction to the faulty 
module. 
A t  this point, the digitai 
If the comparison 
This process  is repeated until a l l  parameters  a r e  checked 
In this  case  the tes t  se t  
17 
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v. GENERAL DISCUSSION 
The pr imary  goal of this study was to provide a prac t ica l  method 
of warning the flight tes t  pilot of potentially dangerous conditions so  
that he might take preventive or  correct ive measu res  he considers  
necessary ,  A secondary goal was  to provide ground based flight tes t  
engineers w i t h  adequate quantitative data for effective flight performance 
analysis.  
A. COMPUTER CONSIDERATIONS 
The ideal flight failure warning system, f rom a computer utiliza- 
tion viewpoint, would use  the PCM telemetry a s  a synchronized input/ 
output device with random a c c e s s  and para l le l  word t ransfer  capability. 
Such a system could possibly be mechanized. In this configuration 
the computer could issue a data selection command a t  any t ime and 
the te lemetry would respond instantaneously with the encoded value of 
the requested analog measurement.  The computer could then analyze 
the requested measurement  to determine if  it was  within normal  oper- 
ating range, 
could command another measurement  immediately. 
l imits  a r e  exceeded, then a warning message  could be relayed to  the 
pilots panel and the te lemet ry  system could be commanded to r eco rd  
o r  t ransmi t  s imi la r  warning data. 
normal  operating range then no data would be displayed on the pilots 
panel and no data could be flagged to te lemetry.  
If the data did not exceed normal  l imi t s  then the computer 
If the normal  
If a l l  measurements  remain  within 
Although this system might be acceptable for  many applications 
it probably would not be completely adequate for  use  in most  flight 
tes t  a i rcraf t  because it doesn' t  provide adequate tes t  data for flight 
performance analysis  purposes.  
B. PCM TELEMETRY CONSIDERATIONS 
The on-board computer can be a n  ex t remely  valuable aid to  the 
pilot and to the flight tes t  engineer. 
missions of flight tes t  a i rc raf t  is to gather  quantitative flight tes t  data 
to evaluate a i rcraf t  performance charac te r i s t ics .  
unexpected malfunction occurs ,  accurate  quantitative data must  be 
available for analysis.  
action is necessary  to  prevent fa i lure  r ecu r rence .  Consequently, 
there  a r e  definite tes t  data requirements  f o r  near ly  all flight tes t  
a i rcraf t .  
However, one of the p r imary  
Also, when a n  
This  analysis  is necessa ry  to  determine what 
18 
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The ideal flight fa i lure  warning system (from a PCivi telemetry 
utilization viewpoint) would use  the PCM te lemet ry  system a s  a 
sequential input/output device with ser ia l  data t ransfer  to the computer 
and r eco rde r s  o r  t ransmi t te r .  
narrow to be compatible with low frequency tape r eco rde r s  and narrow 
bandwidth t ransmi t te rs .  
The PCM data bandwidth would be 
Although this PCM centered fai lure  warning system could be 
easily mechanized, it would not be acceptable because of the severe  
computer programming limitations it imposes.  The computer must  
accept the data whenever the P C M  system supplies it and, since PCM 
data samples  must  be sequential with uniform spacing between samples ,  
the computer program would be extremely inflexible. 
C ,  SYSTEM CONSIDERATIONS 
It is  c lear  that a n  effective fai lure  analysis system must  incude 
a computer with para l le l  word t ransfer  and random access  memory. 
Likewise, the PCM system must be capable of sequentially sampling 
tes t  data a t  a uniform ra t e  and symmetical  sampling pattern.  
Therefore ,  it appears  that the best  method of mechanizing a 
combined computer /PCM system mus t  involve an  unusual t ime sharing 
arrangement .  Normally, a computer must perform severa l  functions 
and it is  common pract ice  to time share  a compdter with severa l  input/ 
output devices. However, in  this case ,  the te lemetry must  perform 
two functions. 
it mus t  feed sequential uniformly spaced samples of tes t  data to 
te lemet ry  tape r eco rde r s  or  te lemetry t ransmi t te rs .  
the PCM system must  be t ime shared between its computer input/output 
functions and its conventional te lemetry functions. 
It must  ac t  a s  a computer input/output device and 
In essence  then, 
Fortunately, te lemetry multiplexers and encoders a r e  capable 
of high speed operation so that it is pract ical  to  t ime sha re  them. 
F o r  example, it i s  feasible to  operate a basic PCM system a t  300 
kilopulses per  sec and by t ime sharing, supply 150 kilopulse data to 
the computer and 150 kilopulse data to the te lemetry recorder .  
course ,  it i s  necessary  to  include buffer reg is te rs  in the PCM package 
to allow for  this t ime sharing operation. 
space though, since they can be mechanized with microminiature  
integrated circui ts .  
Of 
These buffers requi re  little 
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Consequently, it is  feasible  to mechanize a fa i lure  warning system 
The Autonetics 
using a n  airborne digital computer and a PCM system and sti l l  re ta in  
the operational capabilities of both pieces  of equipment, 
AWARE system (Automatic Warning and Recording Equipment) is a n  
example of such a system. 
D, AWARE COMPUTER PROGRAMMING CONSIDERATIONS 
While it was not within the scope of the study to  develop and 
wri te  a digital computer program to accomplish the Ear ly  Warning 
Task,  it w a s  necessary  to develop a general  program philosophy in 
o rde r  to a r r ive  a t  reasonable es t imates  for s torage and timing requi re -  
ments. 
section descr ibe the program in general  t e r m s  and list the bas i s  for  
the associated memory and timing est imates .  
The information presented in the following paragraphs  of this  
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The following information descr ibes  the programming and pro-  
gram execution charac te r i s t ics  of the D26J computer. 
Type: General Purpose.  Internally s tored 
Clock Rate: 500 kilopulses/sec 
Time Unit: 2 usec 
Memory Type: Random Access Core 
Memory Sizes: 1024, 4096, 8192,16,384words 
Instruction Word Length: 16 bits 
Data Word Length: 15 bits plus sign 
Input-Output: a s  required by customer with respect  to the number 
and types of external  communication required.  The 
minimum requirement for the failure warning task  
is one full word of input and one full word of output. 
Address  Modification: Accomplished in 512 word blocks by means 
of a program controllable bank reg is te r .  
Instruction List: See Table 1 
Instruction Execution Times:  See Table 1 
2. Memory and T ime  Estimates for  Individual Functions 
The following data was developed using the D26J 2 usec t ime unit. 
Function 
Execution Section 
Memory Required Time 
(Words) ( m s )  
1470 49.340 
Constants Block 500 - - -  
MACH f rom P r e s s u r e  
Mea su r  ement s 
90 2.240 
T5-2110/319 
Function Memory Required T ime  
(Words) ( m s )  
F l a r e  Computer Computations 25 00 200.000 
True  Airspeed 145 1.686 
Angle of Attack and Side Slip 190 3.940 
Atmospheric Density 25 0.330 
Actual Versus Planned 
Profile 
2050 0.380 
3 .  Program Purposes  
The pr imary  purpose of the digital computer program is to 
periodically read values for  a predetermined number of vehicle envi- 
ronmental and state pa rame te r s ,  compute values which a r e  functions 
of one o r  more of the input values, t es t  the computed values against  
pre-set  l imits by one of th ree  methods and, if the tes t  is  failed, 
generate and output sufficient data to identify the failed parameter  or  
system, and display the l imits  used in  the tes t ,  the value which failed 
the tes t ,  the type of engineering units in which the data is  displayed 
and turn  on an a l a rm light/  signal device. 
The three l imit  t es t  methods a r e :  (1) d i rec t  comparison of the 
converted input value with high and low l imits ,  (2 )  comparison of the 
ra te  of change of the converted input value with high and low l imits  
and, (3) comparison of a proportional r a t e  of change of the converted 
input value t o  high and low l imits .  
A secondary purpose of the program is to accept manually con- 
trolled parameter  identifications and instructions to : (1) compel the 
generation and display of outputs s imilar  to the above, (2 )  inhibit the 
display even when a tes t  is failed, ( 3 )  sequence through a set of pa ra -  
me te r s  a t  a preset  ra te ,  generating and emitting the required data,  
(4) read and process  a synthetic value a s  if  it w e r e  the actual input 
value and (5) change one of the l imits  used in  the tes t  to an  indicated 
value. 
Other purposes of the program a r e  to per form a s  many computa- 
tions other than the above as  t ime and computer s torage space will 
allow, 
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MNEMONIC 
ADD 
AND 
DIV 
DPAD 
DPLD 
DPST 
DPSU 
HPR 
LDB 
LDL 
LDU 
MPY 
RIL 
RIU 
SA L 
SA R 
SLR 
sss 
ST B 
ST L 
ST U 
SUB 
TML 
T MU 
T RA 
TRB 
T SR 
T Z L  
S$L 
W9J-J 
W$U 
XUL 
T5-2110 /319  
Table 1 .  DL6J Instruction List 
8 Code 
3 4  
66 
70 
7 4  
76 
72 
64 
0 4  
1 0  
36 
26 
6 0  
30 
30 
5 0  
4 0  
44 
00 
6 2  
42 
32 
22 
24 
02 
16 
56 
06 
52  
12  
20 
20 
66 
Bits 
2 1  
0 1  
0 
1 
0 
1 
1 0  
Name 
Add 
Logical AND 
Divide 
Double Precis ion Add 
Double Precis ion Load 
Double Precis ion Store 
Double Precis ion 
Su bt r a c t 
Halt and Proceed 
Load Ear& Register  
Load L 
Load U 
Multiply 
Read Input to L 
Read Input to U 
Shi f t  A Left n Bits 
Shift A Right n Bits 
Shift L Right n Bits 
Set Output Lines 
Store Spread Sign 
Store Bank Register 
Store L 
Store U 
Subtract 
Transfer  on Minus L 
Transfer  on Minus U 
Indirect Transfer  
Transfer  in  Bank 
Indirect Transfer  and 
Return 
Transfer  if ZERO L 
Write Output f rom L 
Write Output f rom U 
Exchange U & L  
Execution 
Time (us)  
12 
12 
108 
18 
18 
18 
18 
6 
6 
12 
12  
5 4  
12  
12  
6 t 2 n  
6 t 2 n  
6 t 2 n  
6 
18 
12  
12 
12 
12 
6 
6 
12  
6 
18 
6 
12 
12  
18 
T5-2 11 O/ 31 9 
4. Definitive Assumptions 
The following assumptions were  used to  define program require-  
ments i n  addition to those imposed by the stated purposes of the 
program : 
a. Computer Configuration 
1. Random access  storage 
2. Single addres s  command s t ruc ture  
3 .  
4. 
5. 
b. Program Flexibility 
Except for those functions which requi re  a solution to unique 
analytical expressions or  which a r e  non-limit testing computations the 
program will have the following capabilities ( a s  allowed by the available 
storage) without requiring any changes to the main program o r  
subroutines : 
Fixed execution t imes  for  a l l  instructions 
At least  one fu l l  word of input 
At least  one full word of output 
1. 
2. 
3 .  
4. 
C. 
Input any number of data values in any order .  
Generate and tes t  any number of computer values a t  
individually a ssigned rates .  
Accept information from and generate  output data for  any 
number of display devices of var ious types. 
Modification of the program af ter  being loaded w i l l  allow 
the substitution, deletion, o r  l imit  and scaling constant 
changes for  any input o r  output parameter  without disturbing 
the main program €unctions or  timing. 
Input Form a t  
A l l  input data for  a l l  pa rame te r s  w i l l  be conditioned to have a 
magnitude between fixed l imi t s  and w i l l  be binary integers.  
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d. Output Formats  
A l l  output data wi l l  consist of one of the following: 
1. 
2. 
3 .  
4. 
5. 
Pa rame te r  Identification - a t  least  16 six-bit binary code 
alphameric characters .  
Limits  and Values - four 4-bit b h a r y  code decimal 
charac te rs .  
Telemetry Data - a parameter  identification code plus the 
input value in conditioned units in one word. 
Display Device Controls - a full word with specific portions 
having control over unique device functions. 
Manually Generated Commands - a full word with specific 
portions allocated to unique instructions and parameter  
identifications. 
5. P rogram Structure 
a. Discussion 
The following, which consists of a description of a program 
s t ruc ture  o r  memory  allocation scheme, was  developed for the purposes 
of estimating memory  and timing requirements  for  a program which 
would satisfy the conditions imposed by the program purposes stated 
i n  P a r .  3 and the assumptions l isted in P a r .  4 
this  program in the report  does not imply that it i s  the only method of 
satisfying the imposed conditions. 
sufficient method of meeting the conditions. The memory and timing 
requirements  which were  computed for it a r e  not grossly different 
f r o m  those which would be computed for any other programming 
scheme which satisfies the conditions. 
The inclusion of 
It is, however, a reasonable and 
A l l  of the main par t s  of the program and its subroutines were  
par t ia l ly  o r  completely coded using the instructions for a computer 
satisfying the requirements  stated in Exhibit A of Contract NAS4-883 
and the assumed conditions stated In P a r .  4.a. (Autonetics D26J) .  
The memory  and timing data were obtained by analyzing the coded in- 
formation and by estimating minor linkage and control functions. A l l  
t iming information is in t e r m s  of computer clock ra te  (bit rate).  
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The basic program s t ruc ture  consis ts  of an  Execution Section 
which contains a l l  of the executable sequences (except for those 
pa rame te r s  which require  a unique solution) and the remainder  of the 
memory  contains all of the input/output dependent constants in  modular 
blocks and the unique program sequences. 
b. Execution Section 
This  section accomplishes a l l  of the normal  computations, l imit  
testing, control and input-output functions of the program. Its s ize  
is independent of the number of pa rame te r s  being processed either for 
input o r  output. 
a fixed, predictable ra te  dependent on the number of Constants Blocks 
being processed. 
in Fig.  9. The number of words of storage for  each function is shown 
and the t ime required to process  each modular block of constants is  
noted. 
It is in the form of a program loop which repea ts  a t  
The Execution Section is descr ibed in  functional form 
c. Constants Block 
Each Constants Block contains the definition, status and numerical  
constant words for 16 input pa rame te r s ,  16 output pa rame te r s ,  4 dis-  
play devices, 2 special  l imit  t es t  function controls and 2 special  non- 
l imit  tes t  function controls. 
analyzing the types and number of input and output pa rame te r s ,  the 
display device capabilities and the special  function requirements  and, 
( 2 )  making the program have the capability of operating in sys tems of 
various s izes  a s  determined by the number of input and output pa ra -  
m e t e r s  required. 
with memory word requirements.  
These rat ios  were  determined by (1)  
A format  for a Constants Block is shown in  Fig .  10 
d. Program Dependent System Size Capabilities 
The following information indicates the range of system sizes  
which can be accommodated by the varying number of Constants Blocks 
in the memory. 
blocks without a programmed change. 
The Execution Section w i l l  p rocess  up to 16 constants 
1. 16 to 256 input and output p a r a m e t e r s  in  increments  of 
16 parameters .  
2. 4 to 64 display devices in increments  of 4 devices. 
device can have from 1 to 32 p a r a m e t e r s  assigned to it for  
display and control. 
Each 
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Generate the output data for a l l  output devices 
and output the information 
85 words 960 t ime units 
I 
Read and Store all input values 
210 words 1020 time units 
I 
Monitor a l l  display devices for external commands 
and store the status of each device 
50 words 290 t ime units 
Convert a l l  input values to engineering units 
375 words 5850 time units 
Control transfer to special routines to generate 
limit test  values with functions of m m e  than one 
input value 
40 words 140 t ime units 
Reset loop control linkage and execute delay 
t ime to control total loop t ime 
35 words min. 260 t ime units 
Total memory required = 1470 words 
Total time required = 24,670 time units 
Fig. 9. Program Execution Section Diagram 
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~ 
Linear Interpolation tables for converting input 
values to engineering units 
(10 words/input parameter  x 16 pa rame te r s  
= 160words)  
I Raw Input Data Storage 
I (1 word/parameter  x 16 pa ramte r s  = 16 words)  
1 Converted Input Data Storage 
(1 word/parameter  x 16 p a r a m t e r s  = 16 words)  
Output parameter  constants storage two l imits  
and one constant 
( 3  words /parameter  x 16 pa rame te r s  = 48 words)  
Output parameter  control, Identification and 
Status Storage 
(8 /parameter  x 16 pa rame te r s  = 128 words)  
~ ~~ ~ ~ ~~ 
Alphameric Identification and De gcriptive Storage 
(5 words /parameter  x 16 pa rame te r s  = 80 words)  
Display Device Control, Identification and 
Status Storage 
(6 words/device x 4 devices = 24 words)  
~~ 
Special Limit T e s t  Function Trans fe r  Controls 
( 4  per  function x 2 functions = 8 words)  
~ 
Special Non Limit Tes t  Function Trans fe r  
Contr ol s 
(4 p e r  function x 2 functions = 8 words)  
Total memory required = 488 words 
Fig. 10. Constants Block Memory Allocation 
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3 .  2 to 32 special  l imit  test  function routiiisa ir; i z c r e r r . e ~ t s  
of 2 routines. 
4. 2 to 32 special  non-limit t es t  function routines in increments  
of 2 routines. 
e .  Memory Time Est imates  ve r sus  System Size 
The following information shown in Fig. 11 represents  m i d m u m  
requirements  in that no special  functions have been included. 
memory  and t ime requirements  for special  functions a r e  dependent 
on the complexity of the individual functions and the memory  and t ime 
r equhemen t s  would be in addition to  the indicated mIn€mum 
requirements.  
The 
f.  Special Limit Tes t  Functions ivlemury and Time Est imates  
The following functions a r e  presented to indicate the types of 
computations which could be performed using one or  more  input 
pa rame te r s  for  the purpose of testing the computed resul t  against 
s tored l imits .  
noted types of input data available and the complexity of the analytical 
expression for  generating the required parameter  value. 
The est imates  were  predicated on having par t icular  
1. MACH from P r e s s u r e  Measurements  
2 
dynamic p r e s s u r e  (lb/ft ) 
'd' 
ps, static p r e s s u r e  (lb/ft ) 
Given: a. 
b. 
2 
- 
C. MACH = v / f l  'd -t 's 
Memory required = 90 words 
Time required = 1120 t ime units 
2. F l a r e  Computer Equations 
Memory required = 2500 words 
Time required = 100,000 t ime units 
Note: The above was  derived f rom information contained in 
EM-0363-113 prepared  by Autonetics for Contract NASZ-1201. 
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$umber of 
Constants 
Blocks 
1 
2 
3 
4 
5 
6 
7 
8 
9 
10 
1 1  
12 
13 
14 
15 
16 
Number of 
Input /Output 
Parameters  
16 
32 
48 
64 
80 
96 
112 
128 
144 
160 
176 
192 
208 
224 
240 
256 
Number of 
Display 
Devices 
4 
8 
12 
16 
20  
24 
28 
32 
36 
40 
44 
48 
52 
56 
60 
64  
Number of 
Special Limit 
Tes t  Functions 
2 
4 
6 
8 
10 
12 
14 
16 
18 
20 
22 
24 
26 
28 
30 
32 
Number of 
Other 
Functions 
2 
4 
6 
8 
10 
12 
14 
16 
18 
20  
22 
24 
26 
28 
30 
32 
VIemory 
Words 
Lequired 
2000 
2500 
3000 
3500 
4000 
4500 
5000 
5500 
6000 
6500 
7000 
7500 
8000 
85 00 
9000 
9500 
Time 
(1000 units) 
-~ ___ 
25 
50 
75 
100 
125 
150 
175 
200 
225 
250 
275 
300 
325 
3 5 0  
375 
400 
Fig .  11. Memory and Time Est imates  ve r sus  System Size 
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3. T rue  Airspeed 
Given: a ,  V., indicated airspeed 
1 
b. A ,  altitude 
c. 
d, Va, actual a i rspeed = ($)ll2 v i 
a 50 point table of density versus  altitude 
where p = standard a i r  density 
0 
= density of altitude A 
Pa 
Time required = 843 time units 
4. Angle of Attack and Side Slip 
Given: a , Vehicle orientation: heading, inclination and rol l  
b. Vehicle Velocity Vector: dx, dy and dz in a known 
iner t ia l  reference sysiem. 
Memory required = 190 words 
Time required = 1970 t ime units 
g. Special Non-Limit Test  Functions Memory and Time Est imates  
The following functions a r e  presented to  indicate the types of 
computation which could be performed for purposes other than warning 
analysis.  
1. Atmospheric Density 
2 
static p r e s s u r e  ( lb/f t  ) PS> Given: a.  
b, T,  Temperature in F 
c. R, gas constant 
d. p, atmospheric density = 
PS 
(Tt540)R 
31 
A DlVlSlON OF NORTH AMERICAN AVIATION. t v r i  
T5-2110/319 
Memory required = 25 
Time required = 330  t ime units 
2. Actual Versus  Planned Profi le  Computations 
Given: a .  a 1000 point table of t ime ve r sus  planned 
profile,  (Ai) 
b. actual  heighth value in a known inertial  
reference system, (a) 
c. a t  any t ime (t) output the planned heighth (At),  
the actual heighth ( a )  and the e r r o r ,  A a = At - a 
Memory required = 2050 words 
Time required = 190 t ime units 
h. Change Capabilities 
The descriptions of the methods of changing the program a r e  
presented in three  c lasses ;  (1)  changes p r io r  to program loading, 
(2)  changes while the computer is  connected to the ground control 
panel and ( 3 )  changes immediately pr ior  to o r  during the mission, 
1. Changes pr ior  to  loading - al l  changes for this category 
require changes in the loading tape, either the generation 
of a new program tape o r  portions of the program tape. 
2. Changes while the computer is connected to the ground 
control panels  - Any input o r  output parameter  can be 
deleted, modified o r  substituted by manually entering a 
constant or  constants into known locations in the appropriate  
Constants Block. 
modified by entering a constant o r  constants into known 
locations in the appropriate  Constants Block. It is possible 
to substitute a new special  function sequence for  a n  existing 
one either manually o r  by a special  tape,  however, fo r  all 
but very simple functions, this technique is impract ical .  
Any special  function can be deleted o r  
3. Changes immediately p r io r  to o r  during the miss ion  - NO 
parameters  may be added o r  substi tuted a t  this  t ime.  
me te r s  can be inhibited to prevent  display,  if they a r e  
assigned to a manually controllable display panel. 
P a r a -  
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6. Timing and Functional Capability Versus  Memory Size 
The functional configurations descr ibed in this section a r e  
presented to demonstrate the types of applications which can be in- 
stalled in the system and the flexibility of functional fo rma t s  that  can 
be accomplished without changing the main program. The total t ime 
indicated for  each c a s e  represents  the minimum cycle or i terat ion 
t ime interval for the configuration. 
to any des i red  value by storing an appropriate  value in a constant 
location which i s  used by a Loop Control Delay Timer.  
This  t ime interval can be increased 
The numbers of input parameters ,  output pa rame te r s  special  
functions and display devices for each of the  configurations a r e  
specifically for the configuration and do not represent  the l imits  for 
the associated memory alae.  
these  i tems  which can be controlled is  a function of the number of 
Constants Blocks in  the configuration. Each Constants Block can 
control 16 input parameters ,  16 output pa rame te r s ,  4 display devices, 
2 special  l imit  t es t  functions and 2 special  non l imit  t es t  functions. 
The t n ta l  possible number of each of 
a .  Capability with a 4096 Word Memory 
1 . Typical Configuration 
64 input parameters ,  64 output pa rame te r s ,  3 special  l imit  
t es t  functions, 1 special non l imit  tes t  function and up to 
16 display devices 
Memory Words T ime  
( m s )  
Control 4 constants blocks a t  3470 197.4 
49.340 ms/block 
Angle of Attack and Sideslip 190 3.9 
MACH from P r e s s u r e  Measurements 90 22 
T r u e  Airspeed 145 1.7 
Atmospheric 25 0.3 
Unu s ed Words 176 - - -  
Totals  4096 205.5 
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2, Configuration with no Special Functions 
80 Input Pa rame te r s ,  80 Output P a r a m e t e r s  and 
control of up to 20 Display Devices 
Function 
Control 5 Constants/Blocks 
a t  49.340 ms/Block 
Memory Words Time 
(ms)  -
3970 246.7 
Unused Words 126 
Totals 4096 246.7 
b. Capability with an  8192 Word Memory 
1. Typical Configuration 
128 input parameters ,  128 output pa rame te r s ,  4 special  
l imit  tes t  functions, 1 non-limit tes t  function and control 
of up to 32 display devices 
Function 
Control 8 Constants Blocks 
a t  49.340 ms/Block 
Memory Words Time 
( m s )  
5470 394.7 
MACH from P r e s s u r e  Measurements 90 2 . 2  
T rue  Airspeed 145 1.7 
Angle of Attack and Sideslip 190 3.9 
Atmospheric Density 25 0.3 
Actual Versus Planned Mission 2050 0.4 
Profi le  
Unused Words 222 - - -  
Totals  8192 403.2 
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2. Configuration with F lare  Computer Computations 
128 input parameters ,  128 output parameters ,  1 special  
l imit  test function, f lare  computer computations and 
control of up to 32 display devices 
Function 
Control 8 Constants Block 
a t  49.340 ms/Block 
Memory Words Time 
( m s )  
5470 394.7 
Flare Computer Computations 25 00 200.0 
Angle of A t t ~ c k .  ?nit Side Slip 190 3.9 
Unused Words 32 - - -  
Totals 8192 598.6 
3. Configuration with No Special Fupctions 
The following configuration will allow 208 input pa rame te r s ,  
208 output parameters  and control of 52 display devices. 
Function 
Control 13 Constants Blocks 
a t  49.340 ms/Block 
Unused Words 
Totals 
Memory Words Time 
( m s )  
7970 661.4 
222 
8192 661.4 
VI. AWARE PCM DETAILED DESCRIPTION 
A. PCM CIRCUIT DESIGN 
A conservative design approach was taker- 011 the application of 
microcircui t  technology. Proven analytical techniques were used to 
determine the optimum method of mechanizing each circuit  function. 
The resu l t  of these analyses indicate that a combination of hybrid thin 
film circuits,  d iscrete  components, and integrated circui ts  would 
provide a minimum sized package. 
The physical description is as follows: 
1. Basic PCM Data P rocesso r  
The physical character is t ics  a re :  
Size 8-1/2 x 11-1/2 x 4-3/4 in. 
Weight 17 lb 
Power 58 w at  28 vdc 
Cooling None required between 50 and 
85 F ambient air 
2. Add-on 128-Channel Multiplexer 
The physical character is t ics  a re :  
Size 8 - 1 / 2  x 8-1/2  x 4-3/4 in. 
Weight 12 lb 
Power 26 w at 28 vdc 
Cooling None required between 50 and 85 F 
ambient air 
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' 0  
' 0  
The Basic PCM System and the Add-on 192-Channel Multiplexer 
a r e  packaged as shown in Fig. 5 and 6. 
cas t  aluminum. 
visions for RFI integrity, 
thermal  character is t ics  which will allow continuous operation of the 
units in  an ambient environment between 50 and 85 F. 
The packages a r e  made from 
The packaging design incorporates in its design pro- 
In  addition, the packaging design will have 
1. ADC Operation 
During the telemeter analog and analog f r ame  sync words, the 
ADC converts multiplexed analog voltage samples into a digital 
r ep re  sentation. 
tion is serially stored in  an 8-flip-flop encoding regis ter .  
of this stored digital information is  telemetered to the ground station 
U U ~  bit t ime after it i s  generated. 
F o r  the telemeter analog word, the digital repre  senta- 
Each bit 
The philosophy in the design of the ADC is to generate and 
present  to a comparator an analog voltage which converges toward 
the level of the analog input signal with each successive bit time. The 
generated analog voltage i s  obtained by a res is t ive ladder network 
which is controlled by the 8-flip-flop encoding regis ter .  The encoding 
process  may be called one of "successive approximation. ' I  The analog 
equivalent of the binary regis ter  is  successively compared with the 
input signal until agreement (within the accuracy of the comparator) 
occurs.  During telemeter analog words,  the analog data i s  encoded 
to 8 bits, accurate to the least  significant bit (20 mv). 
the analog data is encoded to 9 b i t s  which is accurate to 10 mv. 
During the encoding of a telemeter analog word, the ser ia l  readout of 
the flip-flop encoding regis ter  i s  feasible because the flip-flops a r e  
required to contribute to the ladder network in a sequential order .  In 
o rde r  to readout at the f i r s t  bit time of a telemeter analog word, 
encoding must  commence during the las t  bit time of the previous word 
which may be either a telemeter analog word, computer word, o r  
analog frame sync word. 
During word 0, 
2. Drift  Correction - Encoding During the Analog F rame  Sync Word 
During segment l 'At l ,  word 0 of each analog f rame sync word, 
the ADC i s  calibrated to a precision ground level. The ground level 
is  programmed f rom the multiplexer to the input of the ADC and 
encoding of this signal follows a process  s imilar  to that explained in 
the previous discussion. However, in the encoding of the precision 
T5-2110/319 
ground level, an additional flip-flop is added to the 8-flip-flop encod- 
ing regis ter  and the ADC is increased to 9-bit resolution, 
additional flip-flop has  been added to the encoding regis ter ,  the 
encoding process must  be prolonged for  one extra bit t ime as compared 
to encoding during an analog word. 
encoded, the three least  significant flip-flops of the encoding regis ter  
a r e  copied by three drift  correction flip-flops. 
flip-flops then remain  frozen throughout an analog frame until the 
ADC is calibrated again at the next word 0. 
Since an 
After the ground signal has  been 
The drift  correction 
3. Basic Multiplexer 
The basic multiplexer is a precision high-speed, 64-channel 
analog multiplexer providing random channel selection, high common 
mode rejection, programmable gain selection, and sample-and-hold 
capability. 
PCM Digital Data P rocesso r  and will operate separately or in  con- 
junction with the Add-on 192-channel multiplexer. 
The basic  multiplexer will be an integral  par t  of the basic 
The multiplexer will be capable of multiplexing 0 to 50 m v  and 
0 to 5 v analog signals and providing a gain of 100 o r  unity, respec-  
tively, as programmed by the DDP. 
multiplexer subsystem including the sample and hold circuit  will be 
0. 5 percent of full scale for the 0 to 5 v channels and 0.6 percent of 
full scale for the 0 to 50 m v  scales.  The input impedance to the 
multiplexer w i l l  be grea te r  than 500 k for the closed condition of 
the multiplexer switch, and grea te r  than 1 megohm for the open con- 
dition of the multiplexer switch. 
source for a 0 to 50 m v  channel will not exceed 300 nanoamperes and 
for  the 0 to 5 v channels will not exceed 1 microampere.  
command of the DDP, the multiplexer will select  the analog input 
channel and provide a 0 to 5 v P A M  output to the ADC at a data ra te  
of 25,600 words per  second. 
The overall  accuracy of the 
The feedback cur ren t  to the data 
Under 
The multiplexer unit shall be capable of rejecting dc common 
mode potentials over the range of a minus 10 to a plus 10 v with a 
common mode rejection ratio of 5000:l on 5 v channels, and 
20,000:  1 on 50 m v  channels. 
The multiplexer unit shall  be capable of rejecting a c  common 
mode potentials of 200 mv. 
tion ratio is 5000:l at  dc decreasing l inearly with increasing frequency 
to 2000:1 at  10 kc. 
The 5-v channel ac  common mode rejec-  
Tlie 50 my channel ac  common mode rejection ratio 
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is 20,000: 1 at  dc decreasing linearly with increasing frequency to 
2000:l at 10 kc. The multiplexer will provide this common mode 
rejection capability for data source impedances of up to 1000 ohms 
resist ive o r  5000 ohms shunted by 0. 5 uf to 150 uf. To aid achieve- 
ment of this common mode rejection capability, the multiplexer will 
contain its own dc-to-dc converter power supplies. 
A block diagram of the basic multiplexer is  shown in Fig. 12. 
The operation of the multiplexer is explained in the following para-  
graphs, with the aid of the timing and sequencing diagram, Fig. 13. 
4. Programming and Configuration Control 
The loading of the multiplexer program into the DDP multiplexer 
p w g r a m m c r  i s  LccnmFl i  shed from the ground t e s t  equipment utilizing 
a conventional tape reader  and associated loading electronics. 
mechanisms associated with transferring the information from the 
program punched tape into the core memory  i s  basic  memory  loading 
technology. The configuration control, and programming of the multi- 
plexer program tapes will be discussed to i l lustrate the programming 
flexibility attainable while st i l l  maintaining s t r ic t  configuration control 
of the multiplexer programs. 
.The 
The task of programming may either be accomplished by a 
computer o r  manually. 
number of channels available, required sampling rates ,  and maximum 
total  number of samples per  second must  be observed. 
In either case the basic considerations of the 
Upon obtaining the desired program the programming informa- 
tion is t ransfer red  to punched tape. 
verified by a computer. 
m a y  be maintained s imilar  to Instrumentation Control Drawings, or  
Airborne Computer programming tapes. 
The tape may be punched and 
Configuration control of the punched tape 
5. Multiplexer Timing 
The timing as it re la tes  to the multiplexer, for one 27-bit data 
word, will be discussed to provide details on the sequencing. A t  the 
leading edge of bit t ime T1, all multiplexer gates will be disabled by 
the Data Strobe Signal. The six channel select  lines and two multi- 
plexer select  l ines for  the next channel to be selected will be t rue 
from the DDP during the multiplexer select data-on-time a s  shown 
i n  Fig. 13, and will be clocked into the multiplexer regis ter  on the 
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lagging edge of the Data Strobe. The multiplexer differential amplifier 
will sett le out in  the IIBtt gate on-time, and will be sampled by the 
sample-and-hold during bit t imes 12 and 13 for approximately 5 usec. 
The "Bll word will be digitized during bit  t ime T I 6  through T23. The 
The Data Strobe will disable the multiplexer switches on the leading 
edge of T i 4  and clock in the l 'A''  gate select  information on the lagging 
edge of T14. 
during the subsequent 12-bit t imes and will be sampled by the sample- 
and-hold circuit starting on the leading edge of T25 for approximately 
5 usec, The "A" word will be digitized during bit  t imes  T27 through 
T7 ( T s  during word 0) of the subsequent word. This sequence will be 
repeated for each data word. 
The multiplexer differential amplifier will settle out 
The basic multiplexer will consist of the following four functional 
blocks: 
1. Logic decoder and regis ter  
2. 64-channel differential input solid state switching circuit  
3. A precision wideband differential amplifier 
4. A high speed sample-and-hold circuit  
a. Logic Decoder and Register 
The Logic Decoder interfaces with the DDP (Multiplexer P rogram-  
m e r )  and decodes the programmer  signals for sequencing the multi-  
plexer system. 
These signals are:  
The control lines from the DDP consist  of 11 signals. 
1. Six channel select  signals: providing random selection of 
any one of the 64 analog input channels. 
2. Two multiplexer select  signals: providing selection of 
either the basic o r  one of the inputs f rom the three 64- 
channel groups of the add-on multiplexer. 
3. One gain select  signal: providing the appropriate gain 
selection for a 0 - 50 m v  o r  0 to 5 v channel. 
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4. One data strobe signal to disable the analog switches during 
the decoder regis ter  transition period. 
5. One sample strobe signal to control the sample-and-hold 
circuit. 
The Logic Decoder is t ransformer coupled to the DDP control lines 
and floating to provide necessary isolation for common mode rejection 
requirements. 
b. Differential Input Switching Circuit 
The switching circuits will be constructed using hybrid thin film 
techniques employing discrete  field-effect t rans is tors  (FET's)  as the 
r:.yitching element R for the differential input channels. 
film circuits will be enclosed in meta l  cans to provide electrostatic 
shielding of the low level input signals. 
The hybrid thin 
The discrete  FET's  were selected in preference to the integrated 
F E T  switches because they a r e  field-proven to provide highest per -  
formance, reliability, versatility and ease of fault location. 
The field-effect t ransis tor  is  ideally suited for switching applica- 
tions caused by the following desirable characterist ics:  
1. Low t'ON'' offset voltage 
2. Low "OFF" leakage current 
3. High "OFF" resistance 
The basic limitations of the FET as a switching element is  the 
variation in res is tance of the ON condition and the capacitance to the 
gate circuit. 
ohms o r  greater ,  the loading e r r o r  of the two gates in each circuit  
will be l e s s  than 0. 12 percent, 
less than this figure, since the amplifier will initially be fabricated 
to offset the nominal F E T  switch resis t ive loading e r r o r ,  thereby 
reducing the e r r o r  to the variation in the resistance of the FET's ,  
r a the r  than their  absolute resistances.  The actual e r r o r  should be 
less  than 0.04 percent. 
junction .with the F E T  switches, the gate capacitance effect can be 
reduced considerably, so that the e r r o r  contribution, including 
common mode current,  will fall well within the acceptable value. 
With a differential amplifier input impedance of 500 k 
The actual e r r o r  will be considerably 
By using isolated power supplies in con- 
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A representative schematic diagram of a differential switch 
using the FET switch element is shown in Fig. 14. 
signal is  true, the F E T  Q1 will appear a s  a low resis tance,  thereby 
applying a positive voltage to the gate load of Q2 and Q3. 
t rans is tors  Q2 and Q3, which make up one differential input signal 
channel switch, will then turn on, thereby closing the double pole 
single throw switch. 
When the control 
Field-effect  
C. Differential Amplifier 
The multiplexer differential amplifier provides the isolation and 
amplification of the multiplexed analog signals. 
tant role the amplifier plays in  the multiplexer subsystem a detailed 
discussion of the design considerations a r e  presented in Appendix B. 
A summary of the capability provided by the amplifier is  given in 
Table 2. 
Because of the impor-  
Table 2. Summary of Amplifier Capability 
Voltage Gain: P rogram selected steps of 1 and 100 
Input Impedance : Greater  than 500 k shunted by the 
t ransis tor  input capacity 
0 utput Volt age : 0 to t 5  v nominal 
Settling Time: In 30 usec to within 0.05 percent 
of final value 
Common Mode Rejection: 
DC Common Mode: Common Mode Potential *10 v 
Source Impedance: 1000 ohms o r  
le  s s r e  sistive 
10 to 5000 ohms 
resis t ive,  
shunted by 
0 . 5  to 150 uf 
Rejection Ratio: 20,000: 1 fo r  
50 m v  channels 
5,OOO:l f o r  5 v 
channe 1 s 
44 
A U T O N  E T I C  S 
A CJIVISION OF N O R T H  AMERICAN AVIATION. INC 
T5-2110/319 
Table 2. (Cont) 
AC Common Mode: Common Mode Potential 200 mvac  
Source Impedance: As  defined under 
dc  Common Mode 
Source Impedance 
Rejection Ratio: 20,OOO:l at dc 
decreasing linearly 
with frequency to 
2000:l at 10 kc 
for 50 m v  channels 
5000:l at dc 
de creasing line a r ly  
with frequency to 
2000:l at 1'0 kc 
for 5 channels 
The programmable gain capability allows the use of a single differential 
amplifier. 
pendently for each of the 64 channels. 
The voltage gain to be applied i s  selected by the DDP inde- 
d. Sample and Hold Circuit 
The sample and hold circuit will be a hybrid thin film circuit  
The following requirements using uncased t rans is tors  and diodes. 
will be m e t  by the sample and hold circuits: 
SAMPLE TIME Maximum of 5 usec occurring during 
the final 5 usec of amplifier sett le time 
HOLD TIME Minimum of 11 bit t imes (2.89 usec/bit)  
ACCURACY Better than 0. 15 percent of full scale 
DATA SELECTION Multiplexes the four differential 
amplifier outputs from the basic  and 
add-on multiplexers 
The sample and hold circuit  provides the capability for accurately 
measuring at finite points i n  time the varying dc outputs from the dif- 
ferential  amplifier(s) .  It provides a constant, (held), output to the 
ADC during the digitizing process  and allows the differential amplifier( s) 
to sett le on the next data sample. 
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A na 1 o g 
Input  (+) 
A n a lo  g 
Analog  Ana log  
output ( -  
R, can be either a discrete  res i s tor ,  
thin film res i s tor ,  
o r  a properly biased FET.  
Fig. 14. Double Pole ,  Single Throw F E T  Switch 
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6. Add-on 192 Channel Multiplexer 
The Add-on Multiplexer unit will be very s imilar  to the Basic  
Multiplexer unit, with the e x c e p t i q  of size. 
bility for multiplexing 192 different channels and its differential 
amplifier outputs will be multiplexed into the Basic Multiplexer Sample - 
and-Hold circuit  under DDP control. The circuit  boards from the 
Add-on Multiplexer and the Basic Multiplexer will be interchangeable. 
It will provide the capa- 
A block diagram of the add-on multiplexer is  shown in Fig. 15. 
A s  can be seen by comparing the basic multiplexer shown in Fig. 12  
with Fig. 15, the Add-on Multiplexer consists of three 64-channel 
multiplexer sections identical t o  the Basic Multiplexer with the excep- 
tion of the Sample and Hold circuit. 
7. Packaging 
a. PCM Data P rocesso r  Packaging and Thermal  Characterist ics 
(1) Physical Description. 
(a) Packaging. The PCM Data P rocesso r  is  packaged in a cast  
aluminum chassis  having the required s t ructural  and thermal  charac- 
te r i s t ics  in  addition to its pr imary function of containing the electronics 
and power supplies. 
adjacent to the power input connector. 
The two power supply modules a r e  mounted 
In order  to achieve the best thermal  character is t ics  with the 
r e  striction that no additional cooling outside of the compartment ambient 
is available, heat dissipating fins have been made an integral par t  of 
the chassis. Aluminum was chosen because of its high thermal  con- 
ductivity in  addition to other desirable physical properties. To achieve 
maximum heat t ransfer ,  the electronics boards a r e  fastened to support 
s t ruc tures  with captive screws torqued down to effect a thermal  inter-  
face of the board with the chassis. 
this method to be thermally efficient, and reduces the machining r e -  
quired when using board guide slots and other mechanical retainers.  
Analysis and tes t s  have shown 
Radio frequency interference integrity i s  maintained through the 
use of an R F I  seal  between the chassis  and covers.  
i s  protected by the use of an R F I  f i l ter  integral  with the input power 
connector. The unit, in addition to the RFI seal, has  an environmental 
s ea l  protecting the electronics against dust and moisture.  
The power input 
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Interconnection of the electronics is  effected through a single 
multilayer interconnect board (MIB) utilizing pin and socket connec- 
tors .  The concept of design and construction have been perfected on 
the Minuteman II D37 Computer and utilizes the same connectors and 
fabrication techniques, 
section a r e  effected by conventional point-to-point wire  harness  
te c hnique s , 
Interconnections within the power supply 
(b) Thermal  Considerations. The thermal  design of this unit 
is  similar to the method used in  the D37C computer except that this 
unit makes use of f ree  convection and radiation to remove heat from 
thepackage while the D37C computer is water cooled, 
Heat generated within the unit is conducted along heat conducting 
s t r ips  on the i l i G d d c  b ~ ' ~ r d s ~  throiigh a controlled thermal  joint and 
into the chassis. 
uniformly throughout the chassis and i s  removed from the unit via f ree  
convection and radiation. To facilitate heat t ransfer  f rom the unit, 
the ends a re  finned with 1/8 in. thick, 0. 5 in. high fins. Radiation 
heat t ransfer  is  enhanced by providing the unit with a high emissivity 
(dull black) surface finish. 
thermal  conductivity of 
Once the heat has  entered the chassis  i t  is distributed 
The chassis  ma te r i a l  will have a minimum 
BTU F t  
H r  Ft F 
2 92  
b. Add-on Multiplexer Packaging 
The add-on multiplexer wi l l  be packaged in an 8. 5 x 8. 5 x 4.75 
in. cast  aluminum chassis ,  
l e s s  than 12 lb. 
thermal  character is t ics  in  addition to containing the circuit  electronics. 
The weight of the complete unit will be 
The chassis  w i l l  provide necessary s t ructural  and 
To provide circuit  card  interchangeability and system uniformity, 
the add-on multiplexer chassis  will be very similar to the basic  PCM 
system chassis.  The basic structure,  thermal,  and RFI  character is-  
t i c s  will consequently be similar to those previously discussed, and 
will not be discussed here ,  
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B. D26 DETAILED DESCRIPTION 
Small size, low power consumption and reliable operation a r e  
pr ime requirements in  airborne and space-system coknputers. 
meet  these objectives, Autonetics developed the D26J family of micro-  
miniature digital computer s. 
To 
D26J logic design features parallel  word t ransfer  and computa- 
tion, integrated circuits,  coincident-current core  memory,  and 
advanced multilayer board construction. 
D26J random access  core  memory  can be expanded from 1024, 
twelve-bit words to 16, 384, sixteen-bit words. Random access  
memory  and parallel  processing mean rapid computing speeds typified 
by a 12 usec add t ime and a 54 usec multiply time. 
1. Operational Character is t ics  
D26J has  the speed necessary to perform the computations 
required in  a r ea l  t ime control system. 
include access  t imes for both data and instructions;  the speeds a r e  
for a 16-bit version of the D26J. 
Speeds shown in Table 3 
Table 3 .  Typical Operation Times 
Add 16 bits  12 usec 
Add 32 bits  18 usec 
Multiply 16 bits 54 usec 
32 bits 270 usec 
Divide 16  bits 108 usec 
D26J has double precision add, subtract ,  and store capability. 
It can be programmed for double precision multiplication and division. 
Double precision makes more  effective use  of memory  because instruc- 
tions and many words can be stored in the 16 (o r  12) bit  word length. 
A 16 (or  12) b i t  word allows faster ari thmetic operations than a longer 
word. But double precision allows m o r e  accuracy where it is  needed. 
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2. Physical Characterist ics 
A D26J is composed of a general purpose section, an input/ 
output section and a memory. 
contains an arithmetic unit and control unit. This G P  section is the 
same for any D26J. 
to use r  needs. 
The general  purpose (GP) section 
The input/output section and memory  a re  tailored 
The D26J can vary in  size, weight and power depending on I /O,  
memory  size and word length. 
of the D26J family. 
Table 4 l i s t s  the general  character is t ics  
Table 4. Characterist ics of the D26J 
Gene r a1 
Data 
Processing 
Clock Rate 
Memory 
Type 
Capacity 
A rithm et ic  
Number 
System 
Word Length 
~ 
Instruction 
Stored-program, general  purpose computer with 
single -addre s s logic 
P a r  alle 1 
500 kilopulse s / s ec 
Random-access core 
1024, 4096, 8192, o r  16,384 words with 6 usec 
cycle time 
Binary with negative numbers represented in 
two ' s  complement form 
The 16-bit computer word has  5 bits for the 
operation code and 9 bits for operand address.  
The remaining 2 bits a r e  spares  and can be 
used a s  1/0 instructions. 
word has 5 bits for the operation code and 
7 bits f o r  operand address.  
The 12-bit computer 
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Table 4. (Cont) 
Data Single-precision, 12 bits including sign for the 
12-bit machine. 
for the 16-bit machine. 
Sixteen bits including sign 
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Double - 
Precision 
Twenty three bits including sign for the 12-bit 
machine; 31 bits including sign for the 16-bit 
machine. 
double -precision. 
The second sign bit i s  not used in 
3. Environmental Character is t ics  
The D26J case i s  hermetically sealed to protect i t  f rom humidity, 
sand, dust, and salt spray. 
The computer will ope rate  without malfunction under the following 
environmental conditions in all axes: 
45 g sustained acceleration 
100 g shock 11 m s  
100 g ( rms)  vibration 10-2000 cps 
I t  will operate in ambient magnetic fields up to 10 gauss and 
will operate in an ambient pressure  environment f rom deep space 
(approaching zero psia) to p re s su res  up to 45 psia without permanent 
de g r ad at ion s . 
4. Input/Output Character is t ics  
A computer must  be flexible i f  i t  i s  to communicate with other 
subsystems. 
example, f rom accelerometers ,  fuel flow m e t e r s ,  and raw data f rom 
Doppler navigation systems. Flight control and CRT displays a r e  d-c 
voltage devices while angle and attitude senso r s  for inertial  naviga- 
tion platform gimbals, s t a r  t rackers ,  and r a d a r  antennas operate on 
shaft position information. 
Some subsystems use incremental  information; for  
The D26J communicates in  all these forms. 
The D26J input/output section i s  tailored to mee t  system needs 
and can be expanded, i f  necessary,  with only a minor  redesign. 
T5-2110/319 
5. Packaging 
The chassis  is  a sealed unit that protects the D26J from con- 
tamination and ensures  that the inherent reliability i s  protected. 
sealed package consists of a cast  housing with p re s su re  and RFI 
sealing gaskets for  the top and bottom covers. 
The 
Inside the case, the modules a r e  installed in heat t ransfer  
grooves and held in  mechanical and thermal  contact by wedge-type 
module locks. They a r e  electrically mated to a mas te r  interconnect 
board through a high density, microminiature pin and socket connec- 
tor. 
harness.  
improvements of integrated circuits over standard circuits. 
e lectr ical  connecrivrls between ri;Gdu?cs are ~ r ?  ade with the m a s t e r  
inte rconne ct  board. 
One master interconnect board replaces  the conventional wire  
This increases  reliability and maintains the size and weight 
All 
6. Integrated Circuit Construction 
Integrated circuits and multilayer boards used in the D26J a r e  
the same types used in  the Minuteman D37 computer, 
c i rcui ts  are mounted on multilayer boards. These boards, o r  modules, 
plug into the mas te r  interconnect board. 
reliability; reduces size, weight and power; and simplifies maintenance. 
Integrated 
This construction improves 
7. Cooling 
Integrated circuits a r e  cooled by bonding them to heat-conducting 
s t r ip s  on the multilayer circuit boards. 
c i rcui ts  is  conducted through these s t r ips  to the computer case. 
Heat generated by the integrated 
A coolant (liquid o r  gas) removes heat by flowing through heat 
diss ipators  on the computer case. 
simple, sealed case, no compatibility problems, small  size and light 
weight. 
This method of cooling permi ts  
8. Special Fea tures  
a. Predictable Program Times  
Every instruction has  a predictable program time instead of an 
execution t ime which is a function of the operand value. 
important a s se t  in a r ea l  time control computation which depends upon 
This is  an 
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a fixed iteration rate. 
g rammer  must allow maximum execution time to all instructions. 
The D26J requires no such waste of program time. 
Where instruction t imes can vary, the pro- 
b. Power Transient Protection 
If supply voltages o r  environmental conditions exceed operating 
limits, the computer completes an existing memory  cycle and turns  
off but retains all information in memory. Power resumption sends 
the program to a unique memory  location. A subroutine in  this loca- 
tion analyzes the state of the computation at the t ime of power loss  
and resumes computation at the co r rec t  point in the program, 
c. External Interrupt 
An external signal causes the following sequence: 
1. Completion of present  instruction 
2. Execution of interrupt subroutine 
3 .  Resumption of normal  program at point where i t  was 
interrupted 
9. D26J Organization 
The 26J i s  organized into three major  sections: 
1. The input/output section (I/O) which provides the 
communication link between the computer and the outside 
world. 
2. The general  purpose section (GP)  which per forms the 
arithmetic and control function 
3 .  The memory  section which provides the program and 
temporary storage for the G P  
a. Input /Output 
A l l  signals to and from the computational center  pass  through 
the input/output. 
processing and how many of these signals there  are .  
Design of the 1 / 0  depends on what signals need 
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Some accelerometers  and fuel flow devices have incremental 
outputs. Flight control systems and cathode r ay  tubes use dc com- 
munication. Inertial  navigation platform gimbals, attitude sensors,  
star t rackers  and radar  antennas have shaft position input and output. 
The D26J  can communicate in any of these forms. 
A partial  l i s t  of other input/output signals encountered in aero-  
space systems includes; analog (ac and dc), shaft (angle encoding and 
shaft positioning), digital ( ternary incremental  and binary incremental), 
d iscrete ,  whole word ser ia l ,  synchro and clock. The D26J handles 
all these signals. 
The D26J ’ s modular construction permits  tailoring the 1/0 to 
specific system needs. This i s  done by adding modules as required. 
An input/output module i s  a circuit board will1 ~1lvug-h space ‘rn i t  fnr 
182 integrated circuits.  
board to process  the input/output signals. 
m o r e  boards a r e  added. 
Enough integrated circuits a r e  put on the 
I f  more  capacity is needed, 
Using integrated circuits and multilayer boards a s  building 
blocks, the 1/0 section i s  designed for  the intended task. 
puter’s  logical design permits  a variety d configurations in the 1/0 
s e c tion. 
The com- 
Two D26J configurations a r e  shown in Table 5 to illustrate i t s  
The table shows how size,  weight and adaptability to system needs. 
power depend on input/output, memory size and word length. 
two configurations a r e  for illustration only and do not represent  the 
complete capability of the D26J family, 
The 
b. General Purpose Section 
The general  purpose (GP) section of the computer operates in 
a parallel  mode under control of an internally s tored program in 
conjunction with a coincident - cur rent co r e  memory . 
(1) General Purpose Section Operation 
(a) Word Format ,  The computer instruction word format 
consis ts  of the function code (bits 12-16), the lower portion of the 
operand address  (bits 1-9), and bits 10 and 11 which a r e  used only 
in  conjunction with input/output operations. 
operand address  is  stored in  an external register.  
function codes use bits 1 and/or 2 to bring the t.otal number of 
instructions to 32. 
The upper portion of the 
Four of the basic 
T5-2110/319 
Table 5. Typical D26J Configurations 
i 
1. D26J 
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(Minimal) 
2. 
Memory - 1024 words x 12-bit word 
Inputs - 12  Discre tes  Outputs - 12 Discre tes  
3 Resolver  3 Incremental  
1 Incremental  1 Whole Word 
1 Whole Word 
Physical Charac te r i s t ics  (computer not including power supply) 
Weight - 13 lb 
Volume - 0.216 cu ft 
Power - 50.0 w 
D26J 
(Expanded) 
Memory - 16,384 words x 16-bit word 
Inputs - 16 Discre tes  Outputs - 16 Discre tes  
4 Resolver  4 Incremental  
Ternary  
4 Incremental  4 Incremental  
Binary 
1 Whole Word 1 Whole Word 
32 Shaft Encoder 
16 Voltage 
32 Shaft 
Positioning 
15 Voltage 
Physical  Charac te r i s t ics  (computer not including power supply) 
Weights - 20 lb 
Volume - 0.33 cu f t  
Power - 90 w 
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(b) Operand Bank Register. Temporary storage for the upper 
portion of the operand address  is  provided by the "operand bank 
regis ter"  (5 flip-flops in  the control section). 
"operand bank regis ter"  can be s tored in  bank 'IO. 
can be loaded from any memory location. 
by the "store bank regis ter"  and "load bank reg is te r"  instructions, 
respectively. 
The contents of the 
This regis ter  
These actions a r e  generated 
(c) Instruction Sequencing. The computer has  a 14-bit program 
address  regis ter /counter  which automatically provides sequencing of 
instructions as in  other conventional single address  machines. 
! ' transfer of control" instruction is executed by specifying in the 
operand address  a memory cell that contains a 14-bit branch address  
which is  extracted f rom memory and placed in the program regis ter .  
Exceptions tc this a r e  the "transfer in bank" and conditional jump 
instructions. Here,  the action causes  the least  significant nine b i t s  
of the instruction ( i f  the condition is  met) to be placed in the least  
significant nine bi ts  of the program address  register.  The upper 
5-bits of the program address  regis ter  will not be changed except 
when the least  significant 9-bits a r e  a l l  one's. In this event, the 
mos t  significant 5-bits are incremented by one count. 
A 
A single adder i s  used f o r  all ari thmetic operations. A common 
address  regis ter  C i s  used f o r  both instructions and operands. 
common memory  data buffer reg is te r  N i s  used for intermediate 
storage in  t ransferr ing both instruction words and operand words to 
and from memory. The U and L reg is te rs  respectively comprise the 
upper and lower halves of the accumulator. The specific half of the 
accumulator ( U  o r  L) i s  logically selected for addition, interchanging 
U and L, logical product of U and L, o r  t ransferr ing L o r  U,  to N a s  
required by the instruction. 
follows: After a control signal initiates a memory  cycle, the "instruc 
tion fetch" mode i s  generated. The instruction word i s  read  into N 
and simultaneously the program address  regis ter /counter  is  incre-  
mented to provide the address for the next instruction. The function 
code is t ransfer red  to the F reg is te r ;  the operand address  is  t rans-  
f e r r ed  to the C regis ter  i f  the instruction requires  an operand from 
memory. Otherwise, the contents of the program address  counter/ 
reg is te r  is t ransfer red  to C in preparation for the next instruction 
selection. 
A 
An instruction execution proceeds as 
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(d) Single-Precision Operation. Single-precision (16-bit) 
The operand is  read into the N regis ter  from memory. 
ari thmetic operations a r e  executed using the L regis ter  a s  the accumu- 
lator. 
and N reg is te rs  a r e  switched into the adder during addition. 
traction, the complement of the N reg is te r  is used and a c a r r y  is  
inserted into the least  significant stage. 
gated into L. 
then the contents of N a re  added to zero  resulting in  the desired informa- 
tion transfer. 
The L 
F o r  sub- 
The sum o r  difference is 
F o r  the load operation L o r  U is  cleared to zero  and 
(e) Double-Precision Operation. F o r  double-precision (sign 
plus 30':' bit) addition o r  subtraction, the least  significant half of the 
operand is  first read into N from memory. The operation is similar 
to single precision, a s  described above, except that the sign position 
is made zero. 
from memory by placing a one in the least-significant stage of the C 
register.  
operand address,  that is, the least  significant half of the double- 
precision operand will be in an even location and the most  significant 
in the next one higher. 
this time accumulating the sum o r  difference in  the U regis ter .  The 
car ry ,  having been stored from the previous operation, is introduced 
into the least-significant stage. F o r  double-precision load the above 
applies, except that both U and L a r e  cleared to zero  before being 
added. 
Then the most  significant half of the operand is  obtained 
It is  assumed that the programmer  has  specified an even 
The addition o r  subtraction is again performed; 
(f)  Multiply and Divide. In the multiply instruction, the 16-bit 
operand and the sign plus 30-bit product appears  in  U and L. 
multiplier i s  decoded two bits at a time. 
dividend in U and L i s  divided by a 16-bit operand, the quotient being 
collected in L and the remainder in U. 
The 
F o r  divide, the double-length 
(g) Transfer  and Store Return. In the "transfer and s tore  return" 
instruction, the address  of the next instruction (s tored in the program 
address  register)  i s  f i rs t  stored at a fixed location in bank "0. 
branch address i s  acquired by selecting the word from the address  
specified in the instruction. 
The 
(h) Shift. The right shift causes  the sign to be extended and the 
left shift causes zeroes  to be inserted into the least-significant stage. 
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Instructions 
(2)  Command Descriptions. Following a re  the command 
descriptions. 
Function Code 110 Operand o r  Cell Data 
I I I I I I I I I I  
(a) Cell and Address Structure. A word in memory  consists 
A cell  may of 16 (or 12) binary digits and i s  r e fe r r ed  to as a cell. 
contain either an instruction, a pre stored constant, o r  a computation 
result. A l l  cells  a r e  addressable and may  be modified by the program. 
The address  of a cell  consists of the number of the bank which 
contains that cell,  followed by the cell  number, written b, c. The 
banks a r e  numbered from 0 to 20 (octal) and the cells within each bank 
from 0 to 777 (octal). 
Instructions and data a r e  stored in the following formats: 
T16  T 1 2  T 1 l  10 9 T1  T 
16 I T1 
Data f 
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1  
Note that bits T1 through T9 of an instruction contain only the 
cel l  number of the operand. F o r  all instructions that require a 
complete operand address,  the contents of the bank regis ter  will  
denote the bank number of the operand. 
The interpretation of bits T 1 through T9 for various instructions 
is as follows: 
1. 
2. 
3. 
ADD, SUB, MPY, DIV, DPAD, DPSU, LDU, LDL, STU, STL, 
DPST. DPLD. STB. SSS. T i  through To contain the cell  
L v 7 
number, c, of the operand. In the case of double-precision 
commands, c must  be even. 
SAL, SAR, SLR. 
the regis ter  i s  to  be shifted. 
T1 through T5 contain the number of bits 
TRA, TSR. 
which the address  of the next instruction will be taken. 
T i  through T9 contain the cell  number, c, from 
59 
A - u - T a N E T I G s  
A DIVISION OF NORTH AMERICAN A V I A I I G h .  iiiC 
T5-2110/319 
4. TRB, TML, TZL, TMU. T1 through T9 contain the cell  
number, c, from which the next instruction will be taken 
i f  the t ransfer  condition is  met. 
5. LDB. 
B. 
T1 through T5 contain the bank number to be s tored in 
(b) Programming Registers.  The following r eg i s t e r s  a r e  
None of the r e fe r r ed  to in the command operation descriptions. 
r eg i s t e r s  may be addressed directly, 
1. 
2. 
3. 
4. 
Accumulator Register - A (32 bits). 
of two separate regis ters ,  the U and L, which a r e  used for 
arithmetic and data t ransfer  operations. 
The A regis ter  consist 
Bank Register - E (5  bits). 
number of the memory  bank, b, from which operands may 
be accessed. 
Load Bank command. 
The bank regis ter  contains the 
The contents of E can be changed only by a 
Function Register - F (5 bits). 
the binary operation code of the cur ren t  instruction. 
not be accessed by any instruction. 
The function regis ter  holds 
It may  
Instruction-Address Register - D (14 bits). 
contains the address  of the next instruction to be executed. 
Except in the case of t ransfer  instructions, the contents of 
D are  boosted by one during the fetch cycle of the cur ren t  
instruction addre s s. 
The D regis ter  
m rn rn m 
14 1 10 l 9  1 b. c = instruction I 1  .- I ~ 
1 1  I I I I I I I I I I  I I 1  
C addre s s b 
(c) Instructions. A l l  instructions a r e  l isted in Table 6, and 
indicated by name, mnemonic code, execution t ime and operation code. 
10. Coincident-Current Core Memory 
The D26J has  a coincident-current, random access  core  memory  
for  program and data storage. High speed f e r r i t e  c o r e s  with a wide 
temperature  range a r e  used. These high speed c o r e s  eliminate the 
need for  special, temperature  compensating circuits,  thus reducing 
the power requirements. 
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Octal Code 
Table 6. 
L.S. Rate 
2 1  
D26J Command Lis t  
Mnemonic 
00 
02 
04 
06 
10 
1 2  
14 
16  
20 
20 
22  
24 
26 
30 
30 
32 
34 
36 
40 
42 
44 
46 
50 
52 
54 
56 
60 
62 
64 
66 
66 
70 
72 
74 
76 
xx 
xx 
xx 
xx 
xx 
xx 
xx 
xo 
xi 
xx 
xx 
xx 
xo 
x1 
xx 
xx 
xx 
xx 
xx 
xx 
xx 
xx 
- 
- 
- 
xx 
xx 
xx 
xx 
01 
10 
xx 
xx 
xx 
xx 
SOL 
TML 
HPR 
TRB 
LDB 
T Z L  
TMU 
WOL 
73: L T  
STU 
SUB 
LDU 
RIL 
RIU 
STL 
ADD 
LDL 
SAR 
STB 
SLR 
SAL 
TSR 
- 
- 
- 
TRA 
MPY 
sss 
DPSU 
AND 
XUL 
DIV 
DPST 
DPAD 
DPLD 
Time,  
Usec 
6 
6 
6 
6 
6 
6 
6 
1 2  
17. 
12 
12 
12  
12 
12  
12 
12 
1 2  
12 
- 
6 t 2n 
6 t 2n 
6 t 2n 
- 
18 
- 
12  
54 
18 
18 
12 
18 
108 
18 
18 
18 
Name 
Set output lines 
Transfer  on minus 
Halt and proceed 
Transfer  in bank 
Load bank regis ter  
Transfer  in zero  L 
Not used 
Transfer  on minus U 
Write output f rom L 
W r i t e  output f rom U 
Store U 
Subtract 
Load U 
Read input to L 
Read input to U 
Store L 
Add 
Load L 
Shift A right n bits 
Store bank regis ter  
Shift L right n bits 
Not used 
Shift A left n bits 
Indirect t ransfer  and 
store re turn 
Not used 
Indi r e c t t r an s f e r 
Multiply 
Store and spread sign 
Double -precision 
subtract 
Log i c a1 "AND ' 
Exchange U and L 
Divide 
Double -pre cision store 
Double -precision add 
Double-precision load 
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A word is selected from memory  by using a diode-decoding 
matrix. Because both ends of the memory  drive line a r e  switched, 
the component count i n  the switching network has  been reduced by a 
factor of approximately 5. 
sense amplifiers that a r e  used to drive an output register.  
The memory  a r r a y  output is  routed to 
1. 
2. 
3. 
4. 
5. 
Address Timing. 
into the address  register.  
The address  timing gates a new address  
Read Timing. 
of the switches that allow the read cur ren ts  to pas s  through 
the a r ray ,  
The read  timing synchronizes the closing 
Strobe, 
the contents of the memory  during read time. It prevents 
noise from triggering the amplifier during write time. 
The strobe is used by the sense amplifier to sample 
Inhibit Timing. 
pulses. 
The inhibit timing t imes  the inhibit d r iver  
Write Timing. 
of the switches that control the write current. 
The write timing synchronizes the closing 
Selection of a word consists of the following steps: 
address  register is set  to provide for 1 out of 3 outputs. 
two levels of logic because a low-gain NAND gate is used to drive two 
high-gate NAND gates. 
a read  o r  write current  driver.  
The 
This requi res  
The output of the high-gain NAND gates dr ives  
The output of the memory  a r r a y  is sensed by the sense amplifiers. 
These flip-flops retain the information for the remainder of the 
The sense amplifiers drive an output reg is te r  which consists of flip- 
flops. 
t ime after read time, and a r e  used to feed back the information 
through external gating into the inhibit driver.  
gated from an external regis ter  fo r  rewriting during the interval of 
time between the read and write pulses. 
New information i s  
11. Cooling 
Autonetics studied different methods of cooling the D26J. Studies 
were made of direct  a i r  cooling (coolant flow over  components), di rect  
liquid cooling (dielectric coolant flow over components), indirect  
cooling (liquid o r  gas),  thermoelectr ic  cooling, and vaporizing cooling. 
62 
A U T O N E T I C S  
A DIVISION OF N O R T H  AMERICAN AVIATION. INC. 
T5-2110/319 
Indirect cooling was selected. In this method the coolant (liquid 
o r  gas) does not flow over the components. 
diss ipators  located in  the side of the computer. 
a simple sealed case, no compatibility problems, the smallest  physical 
size and the lightest weight, 
It flows through heat 
This method gives 
Heat generated by the components is  t ransfer red  to heat sinks on 
the modules, to the case, into the dissipators,  and then into the air- 
stream. Indirect cooling offers the following advantages: 
1, Contaminated air can be used for cooling (the air may 
contain dust, and moisture), 
2, Housing can be easily sealed, 
3, Gas in contact with components can be dry  air, nitrogen, etc, 
4, Computer package size and weight a r e  reduced. 
5. Electr ical  interfaces among the circuit  boards, mas te r  
interconnection board, and other subassembles a re  
simplified, 
The diss ipators  a r e  dip-brazed aluminum structures  with high 
fin density, This type of dissipator provides a large heat t ransfer  
area and a low p res su re  drop, The dissipators a r e  attached to the 
computer and power supply housing with a high thermal-conducting 
cement. The thermal  resistance ac ross  this junction i s  very low, 
The detailed heat flow path for  the computer is  as follows: The 
heat generated in the junction of the component flows to the component 
case  by conduction, ac ross  the cement that fastens the component to the 
board, and into the heat conduction rail on the circuit  board. 
then flows down the rail, across  the junction between the board and case,  
and into the case,  
the module and the chassis  to prevent a high temperature r i s e  in  this 
area, F r o m  the case, it passes into the dissipators and then into the 
a i r s t ream.  Although there a r e  many parallel  paths for the heat to 
follow, all the other paths have such high thermal  res is tances  that 
the rails c a r r y  most  of the heat, 
a heat path. 
The heat 
The module retainer  provides firm contact between 
The memory  housing also acts  as 
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The D26J has  a variety of circuits (integrated and discrete) that 
require  continuously regulated power for proper operation. The power 
supply regulates the input power and provides the proper voltage levels 
to the computer. 
The power supply operates  froni a d-c source formed by rectify- 
ing 3-phase, 400-cps power conforming to MIL-STD-704, Category B. 
The supply maintains normal  in- tolerance operation for the high-voltage 
t ransients  as specified in MIL-STD-704. F o r  low-voltage source 
transients below 2 1  v, the supply does not maintain regulation. 
puter operation during these conditions is  controlled by a special  
power control system that protects the s tored program. 
Com- 
a. Description of Power Supply 
The power supply block diagram is shown in Fig. 16, The d-c  
input voltage is  chopped into a 20 kcps square wave so that the voltage 
can be preregulated with magnetic-amplifier preregulators  and t rans-  
formed to the co r rec t  positive and negative levels. Power ground is  
isolated from the computer signal ground. The chopping ra te  of 
20 kcps was selected for optimum power dissipation in  the switching 
t rans is tors ,  magnetic-component s izes  and f i l ter  requirements.  
The square wave is passed through an isolation t ransformer  to 
The mag- amp p r  e regulator s the magnetic - amplifier pr  e r e  gulator s. 
regulate current to the loads by detecting the voltage ac ross  the loads 
and changing the current  to maintain co r rec t  output voltage. 
regulation only is used on the four secondary levels sensed by the 
controllers. 
Mag-amp 
The preregulated power is t ransformed to the proper  voltage 
levels. These leGels a re  then rectified by full-wave, center-tapped 
rect i f ier  circuit, and fi l tered with CLC Pi section fi l ters.  
that a r e  subject to transient loads and require  fas te r  frequency 
response, c lass  "A" se r i e s  voltage regulators  a r e  used. 
current-protection circuits a r e  used to protect the series regulator s. 
F o r  levels 
Over- 
A separate dc-to-dc inverter  is used to supply power for the 
power-control circuits since these circui ts  are required to maintain 
control before the main-power inverter  is  turned on and after it i s  
turned off. 
to the power-control inverter,  
A se r i e s  regulator is used to preregulate  the input voltage 
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Sensing Element 
Location 
b. Power-Control System 
Condition Generate Turn  Off I v to  I *12 
The power-control system controls application and removal of 
power to the computer; permits  optimum computer performance if 
the power to and/or f rom the power supplies is  out of tolerance; and. 
protects the computer and supplies from a high-temperature condition. 
P r i m a r y  Power 
Line 
Power-control system functions a r e  described by Table 7. 
Sequence of turn-on and off a r e  to insure that stored-memory informa- 
tion is not destroyed. 
Table 7. Power Control Functions 
Low P r i m a r y  Y e s  Yes 
Voltage 
High 
Temperature 
Y e s  Yes 
All  Secondary 
Levels Except 
Low Secondary1 Y e s  1 Yes 
Voltage 
*12 v 
Memory and 
Power Supply 
Case 
Turn  Off 
I ther  Supplies 
Yes 
~ ~ 
Figure 17 i l lustrates  the timing sequences of the occurrence of 
secondary power turn-on and off and the occurrence of Vto, the logic 
control signal to the computer. 
A low primary-voltage condition is  defined as 21. 5 * 0. 5 vdc. 
Low secondary voltage is any of the regulated voltages (except the *12 v) 
departing from -6 percent *3 percent. The signal Vto is  generated if 
the temperature,  sensed by either of the high-temperature thermis tors ,  
exceeds t 6  C f 2.5 C. The turn-on sequence i s  initiated if the 
temperature  drops from 2 to 3 C below the value at which Vto i s  
gen e r ate d. 
Once a turn-off cycle is initiated by a Vto signal, the entire 
turn-off and turn-on sequence must  be completed. 
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TURN-ON SEQUENCE TURN-OFF SEOUENCE 
vto  'TRUE 
ON 1 
REG. SUPPLIES 
(EXCEPT t l Z V )  
O F F  
ON 
t l 2 V  
SUPPLlLS 
O F F  
NOTE SHADED PORTION ON V t o  INDICATES A "DON'T CARE" TIME, 
BEING THAT V t o  BE TRUE AT THE TIME THE SUPPLIES TURN ON, 
THE REQUIREMENTS 
AND REMAIN 
TRUE UNTIL THE SUPPLIES ARE OFF. 
Fig. 17. Timing Sequence 
One high-temperature thermistor,with its associated bridge and 
preamplifier, is  located inside the memory  package. The outputs of 
this preamplifier a r e  routed to the power supply and power-control 
package where all other circuits for  the power-control system a re  
located, 
The signal, Vto to the computer, has  a positive t rue  state indicat- 
ing an  out-of-tolerance voltage o r  temperature  condition, 
is negative to indicate an in-tolerance condition. 
The signal 
The circui ts  can operate with a package-case temperature of 10 C 
higher and 5 C lower than the power-supply circuits, 
operating and in control before the secondary levels are applied at 
power turn-on and after the levels a r e  applied at power turn-off. 
The circuits are 
Figure 18 is  the D26J power control block diagram. 
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13. Tes t  Equipment 
0 
Test  equipment for  the D26J consists of th ree  suitcase-mounted 
portable packages (photoelectric tape reader,  control panel, and 
input/output tes ter) .  This equipment controls computer operation 
during tes t s  of the computer in the system and is  used to isolate 
malfunctions to the module level. 
Operation of the computer test  equipment i s  semi-automatic. 
Technicians mus t  se t  up the equipment for an automatic, program- 
med sequence of tests. 
flight programs o r  diagnostic tes t  tapes to be loaded into the com- 
puter memory. By using the input/output t e s t e r  in  conjunction with 
the control panel and tape reader,  it i s  possible, via diagnostic tes t  
tapes, to isolate malfunctions to the computer ("1 peripheral  device) 
while the computer is  in the system. 
The tape reader  and control panel allow new 
a. Tape Reader 
The tape reader  can read  200 cha rac t e r s / sec  of 8-channel, 1-in. 
punched tape under remote control. It can  rewind at 600 characters /sec.  
The tape reader  has  a built-in power supply and requires  3-phaseJ 
110/208-v, 60 cps p r imary  power. Eight data outputs a r e  provided 
plus a timing signal derived from the sprocket hole. 
(start and stop) a r e  required for control. 
Only two inputs 
b, Control Panel  
The control panel is used a s  a control, input/output, and indicat- 
ing device for the D26J. 
the operator to monitor o r  manually a l ter  computer data o r  commands 
and thus aid in  monitoring computer operation o r  in  locating a mal- 
functioning module. 
Display switches and trouble indicators permit  
The panel is divided into the following groups of control and 
indicators: (1) power control, (2)  manual operate, (3) trouble 
indicator, and (4) readout. The manual operate section contains the 
controls and indicators necessary to f i l l  the computer manually from 
the thumb-wheel keyboard, to control filling from the tape reader  
and to control the start ing location in a program. 
units indicate the contents of manually-selected regis ter  o r  memory  
locations in the computer under program control. 
Numeric display 
Checkout programs 
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a r e  written to display certain numbers  if the tes t  sequences are 
properly carr ied out. 
the manually- selected display aids in  diagnosing the trouble. 
If the computer does not function correctly,  
The control panel is used in conjunction with the tape reader  
as a memory-fill device for loading flight programs into the computer. 
c, Input/Output Tes te r  
The input/output tes te r  semi-automatically t e s t s  all data input 
Test  panel outputs drive the data input 
and output lines of the computer. 
output l ines of the computer. 
lines of the computer. The tes t  panel has  logic to generate a set  of 
computer input signals in  response to any legitimate combination of 
computer output signals. 
voltage outputs back into computer analog voltage inputs. 
input/output test ,  the computer produces a particular output con- 
figuration under program control. 
t es te r  which, in turn, generates a set  of computer input signals. The 
resulting input configuration is  compared with stored, predetermined 
values. 
the trouble, 
Inputs to the t e s t  panel are the data 
The t e s t e r  also can switch computer analog 
During an 
This se t  of signals is  fed into the 
I f  e r r o r  exists,  the resul ts  of the comparison aid in diagnosing 
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VII. ALTERNATE AWARE SYSTEM 
The basic AWARE system w a s  devised using the Autonetics D26J 
general  purpose digital computer because it is ideally suited to ful- 
f i l l  the NASA requirements for a microminiature general  purpose 
computer and because of the inherent advantages of using a random 
access  expandable memory  and parallel  word transfer. However, an 
alternate system was also considered using the Minuteman D37 micro-  
miniature computer. The D37 computer is a ser ia l  machine using a 
rotating disk memory. Unfortunately, memory  expansion would not 
be easily accomplished if expansion becomes necessary but the D37 
can be prograrrlrrled t~ perfcrm the AWARE functions i f  the straight 
limit comparisons are performed externally in a controller /cumparator 
unit. This concept uses  a portion of the PCM telemetry core memory  
to s tore  straight limit values. Some of the multiplexer programming 
flexibility could be sacrificed or  the core  memory  could be easily 
expanded to include limit storage capacity. 
system schematic is  shown in  Fig. 19. 
The Alternate AWARE 
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